ABSTRACT Recently, the triple-lobe behavior is found in the I -V characteristics of some memristive devices generating another non-zero pinchoff point. In this paper, a flux-controlled memristive model is developed to generate the triple-lobe behavior (double pinchoff points) based on a fractional second-order model. The conditions for observing triple lobes are derived besides the coordinates of the pinchoff points. Different scenarios have been considered by changing the model parameters and fractional order. Furthermore, the minimum and maximum achievable conductances are analyzed and mathematically derived. In addition, a floating emulation circuit is introduced and analyzed, which is able to generate the triple-lobe behavior and mimic the dynamics of the proposed fractional modeling equation, showing good matching with the mathematical model. Finally, the obtained triple-lobe behaviors have been verified using experiments with fractional orders: 0.3 and 0.4.
I. INTRODUCTION
In recent years, the use of Fractional Calculus (FC) is growing to analyze, model and synthesize natural and physical phenomena that can not be accurately described by the integer Calculus. The fractional derivatives and integrals can be physically interpreted as a model of the slow down happening in the time, which has homogenous time spacing, to the cosmetic time, which has non-equal spacing. This behavior is matching the recent views in physics [1] . The fractional domain adds frequency-dependent degrees of freedom to the systems which reflects the history of the systems in the time-domain analysis. Recently, the application of FC led to discover new properties which enable new applications and become widely used for better and accurate system description. Many applications were introduced utilizing the fractional calculus in circuits and systems such as sinusoidal oscillators [2] , [3] , active and passive filters [4] , chaotic generators [5] and bioengineering [6] . The basic building unit in the fractional circuits is the Constant Phase Element (CPE) which is a generalized form of the basic circuit elements (resistor, capacitor and inductor). The impedance of the CPE is Z = ks α , where k is device rating and α is the fractional-order. The phase of the CPE is απ/2. Consequently, depending on α, the element is defined. The fractional integrals and derivatives are usually realized using a fractional-order capacitor (FOC) which can be emulated using a finite number of lumped RC network. One of the efficient algorithms is recently introduced by Valsa et al. [7] to calculate the values of the lumped elements which minimize the phase variation.
The memristor was first introduced as the missing link between flux, φ, and charge, q, by Chua [8] in 1971. Although memristor theoretical concept has been postulated a long time ago, the first fabricated memristor is brought to the real world by HP-labs in 2008 [9] . Since then, the announcement of the memristor, many researchers have directed to find new applications that utilize its unique behavior [10] such as memories [11] , [12] , analog and digital circuits [13] - [15] and neural networks [16] . In addition, different models have been published for the memristors describing their fingerprints and behaviors [17] , [18] . Later, the theory was extended to include all circuit elements with memory: memristors, memcapacitors and meminductors [19] . Several publications on the applications of the memristor were published such as [20] - [22] and [23] . In addition, the memristive concept is generalized to the fractional domain to exploit the extra degree of freedom [24] - [26] .
Due to the absence of the commercial reliable solid-state memristor devices that have continuous behavior, many researches have proposed emulation circuits that are mimicking the behavior of memristors such as [27] - [29] . The emulation circuits are very beneficial to the researchers and engineers for lab experiments and ideas verification. Recently, a fractional-order memristor emulator circuit has been proposed which discuss the effect of changing the fractional-order such as [30] - [32] . Also, a current-controlled ground resistor was introduced in [33] showing that the double hysteresis loop can be generated from a PID circuit. The main characteristic of the memristor is the pinched hysteresis behavior where the current and the voltage intersect at the origin (single pinch-off point) [18] . Interestingly, some fabricated devices show multiple pinch-off points similar to that shown in Fig.1 . For instance, the HfO memristor experiments show the triple-lobe behavior (double pinch-off points) like the shown in Fig. 1 due to the failure of set mode [34] . This triple-lobe behavior can be modeled and characterized using the fractional-order memristor model. In our previous work [35] , we showed that the second-order fractional flux-controlled model can develop up to two pinch-off points. In addition, the necessary and sufficient conditions for the existence of double pinch-off were discussed with only one case. In this work, we study different types of the second-order model to generate double pinch-off points. Also, we aim to verify the concept of multiple pinch-off points in the memristive systems and to study the effect of different fractional-orders on the memristive equations to generate the triple lobes. The main contributions are summarized in the following points:
• Generalized closed-form expression for the necessary condition to have triple lobes is derived,
• Closed form mathematical expressions for the minimum and maximum achievable memristor's conductances are derived,
• Emulator circuits for different orders are introduced to verify the existence of multiple pinch-off points in I-V plane, and
• Experiments under different excitation signals are provided. This paper is arranged as follows: Section II shows the basic numerical analysis of the fractional flux-controlled memristor model. Section III discusses the first order model and proves the un-ability of generating multiple pinch-off points. Furthermore, the conditions and locations of pinch-off points of the second-order model are discussed in section IV. Section V and VI show the proposed emulator circuits with SPICE and the experimental results of the first-and the second-order model, respectively.
II. FRACTIONAL FLUX-CONTROLLED MEMRISTIVE MODEL DEVELOPMENT
The basic constitutive relationship between the flux, φ, and the charge, q, of memristive system is given as follows:
By differentiating both sides, the I − V relationship of the flux-controlled memristor can be given as
where G m is the memductance (memristor's conductance).
The Taylor expansion of (1) is
From (1) and (3), the flux-controlled memristor's conductance is [36] 
The fractional-order integral using Riemann-Liouville definition is given by [37] 
The basic test bench of the memristive device is to measure the current while applying a sinusoidal signal v(t) = v o sin(ωt). Thus, the steady-state of the fractional integral of the applied voltage can be given as
In this work, we consider the second-order memristor model to investigate the creation of double pinch-off points and the conditions for observing that. But the same analysis can be done to the general model, up to order n, to generate multiple pinch-off points.
One of possible equations of second-order fractional flux-controlled memristor's conductance is given by:
Different models can be generated from this equation. Thus, we consider the first order case and its generalization form to study the existence of multiple pinch-off points in the next section. After that, we study different second-order models and find the conditions for the existence of the multiple pinch-off points.
III. FIRST-ORDER FRACTIONAL MEMRISTIVE MODEL
The first order model can be considered an extension of voltage-controlled HP model [24] to the fractional domain where conductance can be deduced from (7) with a 2 = 0. In this model, the memristor's conductance changes linearly with the fractional integral of the applied voltage which is the flux at α = 1. The fractional flux can be defined as the fractional integral of the voltage.
The steady-state response of the memristor's conductance under the sinusoidal excitation can be written as
where the highest and the lowest achievable conductances are given by
, and (10a)
respectively. In practice, the memristor's conductance can not take negative values. Thus, a condition for non-negative conductance can be given as follows: For α = 1, the pinched hysteresis curve is symmetric but for α < 1 the curve is asymmetric as depicted in Fig. 2 . Figure 3 shows the change of the maximum and minimum conductances with changing the applied frequency for different α. Increasing the frequency makes the maximum/minimum memductaces decreases/increases till reaches the initial memristor's conductance a, respectively. The higher values of α, the faster the conductance's range to decrease meaning that the low fractional-orders can be used to model the hysteresis behavior that exists at high frequency.
A. GENERALIZATION OF THE FIRST-ORDER MODEL WITH DIFFERENT FRACTIONAL ORDERS
The first order model can be generalized by adding more terms with different fractional orders as follows:
In order to find a closed-form expression for the conductance as a function of the input signal, substitute by (6) in (12) . Hence, the conductance is given by:
− cos(ωt) sin(
The coefficient of cos(ωt), which contains the x-coordinate locations of the other pinch-off points other zero [38] , [39] , is given by
The coefficient of cos(ωt) is not function of the applied input, sin(ωt), which means that there is no other intersection points besides (0, 0) in the I-V plane regardless of the non-zero values of a i . 
IV. SECOND-ORDER FRACTIONAL MEMRISTIVE MODEL
As aforementioned, the first-order model is not able to generate more than one pinch-off point regardless of the fractionalorder. Thus, the second-order model is considered to have the double pinch-off points behavior which is discussed in this section.
A. SECOND-ORDER MODEL WITH EQUAL FRACTIONAL ORDERS
In this case, a 2 in Eqn. (7) has nonzero value. Substituting by the fractional flux from (6) into (7), the memristor's conductance can be written as
The second intersection point is developed due to the nonzero value of a 2 at (x p , y p ), which can be obtained by equating the coefficient of cos(ωt) by zero [38] , [39] ; yielding
Thus, the coordinates of the second pinch-off point are
where |x p | ≤ v o then y p can be obtained as:
Another condition on the second intersection point to be observed on the applied frequency, ω, where x p should lie
The second pinch-off point coordinates is given by (17) and (18) . From Eqn. (17) , the value of x p is −∞ in the integer case, α = 1, which means the triple loop exist only in the fractional domain of the second-order model. Table 1 The maximum frequency with respect to changing α and a 2 /a 1 is shown in Fig. 7 . At α = 0.5, ω decreases to zero which proves that the condition for double pinch-off points is no longer satisfied for α ≥ 0.5. In addition, the transient memristor's conductance is depicted in Fig. 8 for different α. Clearly, there are two peaks each period which create the double pinch-off point without having negative resistive value. Since the memristor is targeted to be a nonvolatile device, Fig. 9 shows the nonvolatility test of the second order model at different α, the test is performed by measuring the memristor conductance when applying square pulse as the test bench input signal. The conductance keeps increasing/decreasing in average while applying positive/negative pulses. During the off region, the conductance is leaking because of the lossy effect of the fractional capacitor. VOLUME 6, 2018 FIGURE 9. Volatility test at different fractional order α.
B. SECOND-ORDER MODEL WITH DIFFERENT FRACTIONAL ORDERS
The second-order model with two different fractional orders α and β can be given as:
And, the coordinates of the second pinch-off point are given by
then y p can be obtained as:
Here, α can take any value and still have two pinch off points in the I − V plane while β can take any value less than 0.5 to observe two intersections point in the I − V plane. Figures 10 and 11 show the hysteresis loop in I-V plane and the memristor's conductance for α = 1 and with different values of β, a = 0.2 m −1 , a 1 = 0.2 mV −1 −1 s −α , a 2 /a 1 = 10 s −α , v o = 1 V and ω = 100 rad/sec. The second intersection point is observed when β is less than 0.5. Figure 12 depicts the hysteresis loop in I-V plane and the memristor's conductance when β = 0.3, a = 0.2 m −1 , a 1 = 0.2 mV −1 −1 s −α , a 2 /a 1 = 100 s −α , v o = 1 V and ω = 100 rad/sec. Clearly, the two intersection points are observed in the I-V plane with any value of α and β = 0.3, less than 0.5. 
V. FIRST-ORDER MEMRISTOR EMULATOR: SPICE AND EXPERIMENTAL VERIFICATION
The memristor emulator circuits are widely used to verify the memristor models. This section introduces the SPICE simulations and the experimental results of the first-order model with two different fractional orders α and β. Verifying the concept that the first order model can not produce more than one pinch-off point.
A. FIRST-ORDER EMULATOR ANALYSIS
In [28] , a simple flux-controlled memristor emulator was proposed using transconductance amplifier chip (LM13700), where the memristor's conductance G M is controlled by a control voltage V c and mathematically modeled as
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By comparing (23) and (8), V c should represent the fractional flux across the memristor. Thus, a fractional integrator is needed where the output voltage, representing the fractional flux, is
. (24) This model is extended to the fractional domain with two fractional-order capacitors with different order α and β as shown in Fig. 13 , with Valsa realization of the fractional-order capacitor with 5 stages, shown in Fig. 14 , to realize the fractional-order integrator by AD844. Thus,
. (26) From (23) and (12) when i = 2, the relation between the first order model with two different fractional-orders and the circuit emulator is clear where a 0 = G m0 , a 1 = G m1 /R 1 C 1 and a 2 = G m1 /R 2 C 2 . The SPICE simulation of the first order emulator is shown in Fig. 15 , when α = 0.3 and different values of β at f=200 HZ, asymmetric pinched hysteresis is observed in I-V plane.
B. FIRST-ORDER EMULATOR EXPERIMENTAL VERIFICATION
Two fractional-order capacitors with different order (α = 0.3 and α = 0.4) have been fabricated using Valsa approximation shown in Fig.14 with five stages (N = 5) . These fractional-order capacitors are designed to work in the range of 10Hz to 100 kHz. The values of the resistors and the capacitors of the fractional-order capacitor that generated from Valsa algorithm are rounded to the closest standard values as summarized in Table2. The phase and the magnitude of the designed and the measured elements are shown in Fig. 16 (a) and (b) respectively. The measured phase and magnitude have some variations compared to the SPICE simulations due to the variations in the used resistors and capacitors which are around ±5% per device which move the poles and zeros.
The experimental and emulator circuit setups are shown in Fig. 17 . In the experiments, a function generator, an oscilloscope and some commercial off the shelf components are used such as resistors, fractional-order capacitor, AD844/AD and AD633/AD. A 10 k series resistor is connected to the emulator circuit to obtain the input current that passes through the memristor where the input current is proportional to the voltage difference across the resistance as shown in Fig. 17 (b) . The experimental pinched hysteresis loop of the general first order model at α = 0.4, β = 0.3 and with different frequency values is depicted in Fig. 18 . Increasing the value of the applied frequency, decreases the hysteresis area, and the pinched hysteresis curves are not symmetric.
VI. SECOND-ORDER MEMRISTOR EMULATOR: SPICE AND EXPERIMENTAL VERIFICATION
As previously explained, the second-order model is considered to have double pinch-off points behavior in the I-V plane. This section will introduce SPICE and experimental verification of triple lobes generation in the second-order memristive circuit with two different fractional orders α and β.
A. SECOND-ORDER EMULATOR ANALYSIS
The first-order memristor emulator can be extended to the second-order emulator by adding a multiplier with a summer to have the required second-order nonlinearity. In this work, we utilize AD633 multiplier which contains an adder. Hence, the input-output relationship is
where θ 1 = (R w + R z )/R w . By substituting into G m in (23), the memristor's conductance ca be written as
The proposed emulator circuit of the second-order model is shown in Fig. 19 where AD633 is connected as depicted in the figure to emulate the required relationship. The proposed model (Eqn. (20)) and the circuit emulator model (Eqn. (28)) are the same where
The proposed emulator circuits are tested using sinusoidal signal with different cases. Figure 20 shows the SPICE simulations of the proposed circuit when β = 0.3 and different values of α. The SPICE simulations have been performed with the circuit parameters when R 1 , R 2 , R z , R w and C 1 = C 2 are 300 , 300 , 100 , 500 k and 100 µF α respectively.
B. SECOND-ORDER EMULATOR EXPERIMENTAL VERIFICATION
In this section, the experimental results of the general second-order emulator with two different fractional-order capacitors are provided, these fractional-order capacitors have been fabricated using Valsa as discussed in subsection V-B. Figures 21 and 22 show the second-order emulator response under different signals excitation, Table 3 . 
VII. CONCLUSION
This paper introduced different fractional flux-controlled memristor models, with equal and different fractional-orders. The fractional second-order model was able to generate triple-lobe behavior which can not be observed using the fractional first-order model. New observations and conditions on the memristor behavior are discussed with different illustrative examples based on numerical and SPICE simulations. In addition, experimental results to validate the concept of triple-lobe are showed. However, the promising behavior of the proposed model, fitting this model to the experimental data is missing to the lack of the transient and frequency measurements of the real devices.
In addition, due to the good nonlinearity of the proposed model, it can be used to develop the chaotic behavior which requires high nonlinearity. One of the simple chaotic circuits to be studied is the Chua chaotic circuit [40] which has been generalized to the fractional domain including the memristor as the nonlinear element [41] , [42] . This chaotic circuit can be used in real-time image, speech, and video encryption [43] . There is another application for the Multi-lobe behavior which is a multi-valued memory device where the data can be stored in each lobe. This would enable other digital systems such as Ternary systems [44] .
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